

24C01

DATASHEET

Specification Revision History:

Version	Date	Description
V1.0	2019/07	New
V1.1	2021/05	Modify Ordering Information
V1.2	2025/02	Modify Ordering Information
V1.3	2025/03	Add application precautions and overall typesetting.


DESCRIPTION

The 24C01 is I2C-compatible Serial EEPROM (Electrically Erasable Programmable Memory) device. It contains a memory array of 2Kbits (256 bytes), which is organized in 8 bytes per page.

FEATURES

- Single Supply Voltage and High Speed
 - Minimum operating voltage down to 1.6V
 - 1 MHz clock from 2.5V to 5.5V
 - 400kHz clock from 1.7V to 5.5V
- Low power CMOS technology
 - Read current 0.2mA(400kHz, typical)
 - Write current 0.8mA(400kHz, typical)
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Sequential & Random Read Features
- Page Write Modes, Partial Page Writes Allowed
- Write protect of the whole memory array
- Self-timed Write Cycle (5ms maximum)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
 - ESD HBM: 4 kV
 - Latch-up Capability: +/-200mA(25C)
- Package: PDIP8, SOP8, TSSOP8, UDFN8, MSOP8, SOT23-5 and TSOT23-5

The appearance of the product



SOP-8


Ordering Information

Product Model	Package Type	Marking	Packing	Packing Qty
AT24C01BS	SOP-8	24C01 06C	REEL	4000PCS/REEL

2、Pin Configuration

2.1、Pin Configuration

Figure 2-1 Pin Configuration



2.2、Pin Definition

Table 1-1 Pin Definition for PDIP8/SOP8/TSSOP8/UDFN8/MSOP8 Packages

Table 1-2 Pin Definition for SOT23-5/TSOT23-5 Packages

Pin	Name	Type	Description
1	E0	Input	Slave Address Setting
2	E1	Input	Slave Address Setting
3	E2	Input	Slave Address Setting
4	Vss	Ground	Ground
5	SDA	I/O	Serial Data Input and Serial Data Output
6	SCL	Input	Serial Clock Input
7	WCB	Input	Write Control,Low Enable Write
8	V _{cc}	Power	Power

2.3、Pin Descriptions

Serial Clock(SCL): The SCL input is used to positive-edge clock data in and negative-edge clock data out of each device.


Serial Data(SDA):The SDA pin is bidirectional for serial data transfer.This pin is open drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

Device Addresses(E2、 E1、 E0): The E2,E1 and E0 pins are device address inputs. Typically,the E2,E1 and E0 pins are for hardware addressing and a total of 8 devices can be connected on a single bus system.If these pins are left floating,the E2,E1 and E0 pins will be internally pulled down to Vss.

Write Control (WCB): The Write Control input,when WCB is connected directly to Vcc,all write operations to the memory are inhibited.When connected to Vss,allows normal write operations.If the pin is left floating,the WCB pin will be internally pulled down to Vss.

3、 Block Diagram

Figure 3-1 Block Diagram



4、Electrical Characteristics

Table 4-1 Absolute Maximum Ratings [1]

Symbol	Parameter	Min.	Max.	Unit
T_{STG}	Storage Temperature	-65°C	150°C	°C
T_A	Ambient operating temperature	-40°C	125°C	°C
V_{CC}	Supply Voltage	-0.5	6.25	V
V_{ID}	Input or output range	-1.0	6.25	V
I_{OL}	DC output current (SDA=0)	-	5	mA

Note:[1]Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 4-2 Pin Capacitance^{III}

Symbol	Parameter	Max.	Units	Test Condition
$C_{I/O}$	Input /Output Capacitance(SDA)	8	pF	$V_{I/O}=V_{SS}$
C_{IN}	Input Capacitance (E0, E1,E2,WCB,SCL)	6	pF	$V_{IN}=V_{SS}$

Note:[1]Test Conditions: $T_A=25^{\circ}\text{C}$, $f_{SCL}=1\text{MHz}$, $V_{CC}=5.0\text{V}$.

Table 4-3 DC Characteristics(Unless otherwise specified, $V_{CC}=1.7\text{V}$ to 5.5V , $T_A=-40^{\circ}\text{C}$ to 125°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
V_{CC}	Supply Voltage	1.6	-	5.5	V	
		1.7	-	5.5	V	
I_{sb}	Standby Current		-	1.0	uA	$V_{CC}=3.3\text{V}$
		-	-	3.0	uA	$V_{CC}=5.5\text{V}$
I_{CC1}	Supply Current	-	0.2	0.4	mA	$V_{CC}=5.5\text{V}$, Read at 400khz
I_{CC2}	Supply Current	-	0.8	1.6	mA	$V_{CC}=5.5\text{V}$ Write at 400khz
I_{LI}	Input Leakage Current	-	0.10	1.0	μA	$V_{IN}=V_{CC}$ or V_{SS}
I_{LO}	Output Leakage Current	-	0.05	1.0	μA	$V_{OUT}=V_{CC}$ or V_{SS}
V_{IL}	Input Low Level	-0.6		0.3V _{CC}	V	
V_{IH}	Input High Level	0.7V _{CC}	-	V _{CC} +0.5	V	
V_{OL1}	Output Low Level $V_{CC}=1.7\text{V}(\text{SDA})$			0.2	V	$I_{OL}=1.5\text{ mA}$
V_{OL2}	Output Low Level $V_{CC}=3.0\text{V}(\text{SDA})$	-	-	0.4	V	$I_{OL}=2.1\text{ mA}$

Table4-4 AC Characteristics

(Unless otherwise specified, $V_{CC}=1.7V$ to $5.5V$, $T_A=-40^{\circ}C$ to $125^{\circ}C$, $C_L=100pF$, Test Conditions are listed in Notes [2])

Symbol	Parameter	1.7≤V _{CC} ≤5.5			2.5≤V _{CC} ≤5.5			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
f _{SCL}	Clock Frequency, SCL	-	-	400	-	-	1000	kHz
t _{LOW}	Clock Pulse Width Low	1.3	-	-	0.4	-	-	μs
t _{HIGH}	Clock Pulse Width High	0.6	-	-	0.4	-	-	μs
t _{AA}	Clock Low to Data Out Valid	0.05	-	0.9	0.05	-	0.55	μs
t _I	Noise Suppression Time	-	-	0.1	-	-	0.05	μs
t _{BUF}	Time the bus must be free before a new transmission can start	1.3	-	-	0.5	-	-	μs
t _{HD,STA}	Start Hold Time	0.6	-	-	0.25	-	-	μs
t _{SU,STA}	Start Setup Time	0.6	-	-	0.25	-	-	μs
t _{HD,DAT}	Data In Hold Time	0	-	-	0	-	-	us
t _{SU,DAT}	Data In Setup Time	0.1	-	-	0.1	-	-	μs
t _R	Inputs Rise Time ^[1]	-	-	0.3	-	-	0.3	μs
t _F	Inputs Fall Time ^[1]	-	-	0.3	-	-	0.1	μs
t _{SU,STO}	Stop Setup Time	0.6	-	-	0.25	-	-	μs
t _{DH}	Data Out Hold Time	0.05	-	-	0.05	-	-	μs
t _{SU,WCB}	WCB pin Setup Time	1.2	-	-	0.6	-	-	μs
t _{HD,WCB}	WCB pin Hold Time	1.2	-	-	0.6	-	-	μs
t _{WR}	Write Cycle Time	-	-	5	-	-	5	ms

Notes: [1] This parameter is ensured by characterization not 100% tested

[2] AC measurement conditions:

- ◇ RL (connects to VCC): 1.3k(2.5V, 5.5V), 10k(1.7V)
- ◇ Input pulse voltages: 0.3V_{CC} to 0.7V_{CC}
- ◇ Input rise and fall times: ≤50ns
- ◇ Input and output timing reference voltages: 0.5V_{CC}

Table4-5 Reliability Characteristic [1]

Symbol	Parameter	Min.	Typ.	Max.	Unit
EDR ^[2]	Endurance	1,000,000			Write cycles
DRET	Data retention	100			Years

Note: [1] This parameter is ensured by characterization and is not 100% tested

[2] Under the condition: 25°C, 3.3V, Page mode

Figure 4-1 Bus Timing





Figure 4-2 Write Cycle Timing




Note:[1]The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

5. Device Operation

5.1 Data Input

The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 4-1). Data changes during SCL high periods will indicate a start or stop condition as defined below.

Figure 5-1 Data Validity




5.2 Start Condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see to Figure 4-2).

5.3 Stop Condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the 24C01 in a standby power mode (see Figure 4-2).


Figure 5-2 Start and Stop Definition



5.4 Acknowledge(ACK)

All addresses and data words are serially transmitted to and from the 24C01 in 8-bit words. The 24C01 sends a “0” to acknowledge that it has received each word. This happens during the ninth clock cycle.

Figure 5-3 Output Acknowledge




5.5 Standby Mode

The 24C01 features a low-power standby mode which is enabled: (a) after a fresh power up, (b) after receiving a STOP bit in read mode, and (c) after completing a self-time internal programming operation

5.6 Soft Reset

After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps: (a) Create a start condition, (b) Clock nine cycles, and (c) create another start bit followed by stop bit condition, as shown below. The device is ready for the next communication after the above steps have been completed.

Figure 5-4 Soft Reset



5.7 Device Addressing

The 24C01 requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see table below). The device address word consists of a mandatory one-zero sequence for the first four most-significant bits, as shown.

Table 5-1 Device Address

Access area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Normal Area	1	0	1	0	E2	E1	E0	RN

Table 5-2 Word Address

Data	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Normal Area	A7	A6	A5	A4	A3	A2	A1	A0

The E2, E1 and E0 device address bits to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins.

The E2, E1 and E0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are floating.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, the Chip will output a zero. If a compare is not made, the device will return to a standby state.

5.8 Data Security

24C01 has a hardware data protection scheme that allows the user to write protect the whole memory when the WCB pin is at Vcc.

6. Instructions


6.1 Write Operations

6.1.1 Byte Write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the 24C01 will again respond with a “0” and then clock in the first 8-bit data

word. Following receipt of the 8-bit data word, the 24C01 will output a “0” and the addressing device, such as a micro controller, must terminate the write sequence with a stop condition. And then the 24C01 enters an internally timed write cycle, all inputs are disabled during this write cycle and the 24C01 will not respond until the write is complete (see Figure 5-1).


Figure 6-1 Byte Write



6.1.2 Page Write

A page write is initiated the same as a byte write, but the master does not send a stop condition after the first data word is clocked in. Instead, after the 24C01 acknowledges receipt of the first data word, the master can transmit more data words. The 24C01 will respond with a “0” after each data word received. The micro controller must terminate the page write sequence with a stop condition.

Figure 6-2 Page Write



The lower three bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight data words are transmitted to the 24C01, the data word address will roll-over, and previous data will be overwritten. The address roll-over during write is from the last byte of the current page to the first byte of the same page.

6.1.3 Acknowledge Polling

Once the internally timed write cycle has started and the 24C01 inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the 24C01 respond with a “0”, allowing the read or write sequence to continue.

6.2 Read Operations


Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to “1”. There are three read operations: Current Address Read; Random Address Read and Sequential Read.

6.2.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first page.

Once the device address with the read/write select bit set to “1” is clocked in and acknowledged by the 24C01, the current address data word is serially clocked out. The micro controller does not respond with an input “0” but does generate a following stop condition (see Figure 5-3).


Figure 6-3 Current Address Read



6.2.2 Random Read

A Random Read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the 24C01, the micro controller must generate another start condition. The micro controller now initiates a Current Address Read by sending a device address with the read/write select bit high. The 24C01 acknowledges the device address and serially clocks out the data word. The micro controller does not respond with a “0” but does generate a following stop condition (see Figure 5-4).


Figure 6-4 Random Read



6.2.3 Sequential Read

Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the micro controller receives a data word, it responds with acknowledge. As long as the 24C01 receives acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll-over and the Sequential Read will continue. The Sequential Read operation is terminated when the micro controller does not respond with a “0” but does generate a following stop condition (see Figure 5-5)


Figure 6-5 Sequential Read



Outline Dimensions

SOP-8

Unit : mm



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.800	0.053	0.071
A1	0.050	0.250	0.004	0.010
A2	1.250	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
C	0.170	0.250	0.006	0.010
D	4.780	5.000	0.185	0.197
E	3.800	4.000	0.150	0.157
E1	5.800	6.300	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

Important Notice

- Green Micro chip reserves the right to change products and documents without notice. Customers should obtain and verify the completeness of the latest technical information before placing orders. Meanwhile, Green Micro chip shall not assume any responsibility or obligation for non-officially revised documents.
- Any parameters in the entire product specification are for reference only, and actual application testing shall prevail. When customers use the products for system design, they must comply with safety regulations and independently assume the following responsibilities: selecting suitable Green Micro chip products according to application requirements; completing design verification and full-link testing of the application; and ensuring that the application complies with safety regulations or other requirements of the target market. Customers shall bear all personal or property losses caused by design defects or illegal operations, which shall have no relation to Green Micro chip.
- Green Micro chip products are prohibited from being used in scenarios such as life support, military equipment, and key aerospace applications. All accidents and legal liabilities arising from out-of-scope use shall be borne by the user, and Green Micro chip shall not be held responsible.
- All technical resources of Green Micro chip (including data sheets and reference designs) are provided "as is", without guarantee of no defects or universality, and without any express or implied warranties. The documents are only authorized for product development and research described in this document. Unauthorized use of intellectual property, public reproduction, and reverse engineering are strictly prohibited. All claims and losses caused by illegal use shall be borne by the user, and Green Micro chip shall not be liable.