

74HC165

DATASHEET

Specification Revision History:

Version	Date	Description
V1.0	2021/02	New
V1.1	2024/04	Modify Ordering Information
V1.2	2025/02	Modify Ordering Information
V1.3	2025/03	Add application precautions and overall typesetting.


General Description

The 74HC165 is 8-bit serial or parallel-in/serial-out shift registers. The device features a serial data input(DS), eight parallel data inputs(D0 to D7) and two complementary serial outputs(Q7 and $\overline{Q}7$). When the parallel load input($\overline{PL}$) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When $\overline{PL}$ is HIGH data enters the register serially at DS. When the clock enable input($\overline{CE}$) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on $\overline{CE}$ will disable the CP input. Inputs are overvoltage tolerant to 15V. This enables the device to be used in HIGH-to-LOW level shifting applications.

FEATURES

- Input levels:
For 74HC165:CMOS level
- Asynchronous 8-bit parallel load
- Synchronous serial input
- Specified from -40°C to+85°C
- Packaging information:DIP16/SOP16/TSSOP16


The appearance of the product



DIP-16



SOP-16



TSSOP-16

Ordering Information

Product Model	Package Type	Marking	Packing	Packing Qty
SN74HC165NED	DIP-16	74HC165 170	TUBE	1000PCS/BOX
SN74HC165DES	SOP-16	74HC165 170	REEL	2500PCS/REEL
SN74HC165PKS	TSSOP-16	74HC165 170	REEL	5000PCS/REEL

2 、Block Diagram And Pin Description

2.1 、Block Diagram




Figure 1.Logic symbol




Figure 2.IEC logic symbol




Figure 3.Functional diagram





Figure 4. Timing diagram

2.2 、 Pin Configurations



2.3、 Pin Description

Pin No.	Pin Name	Description
1	$\overline{\text{PL}}$	asynchronous parallel load input(active LOW)
2	CP	clock input (LOW-to-HIGH,edge-triggered)
3	D4	parallel data input (also referred to as Dn)
4	D5	parallel data input (also referred to as Dn)
5	D6	parallel data input (also referred to as Dn)
6	D7	parallel data input (also referred to as Dn)
7	$\overline{\text{Q}}7$	complementary output from the last stage
8	GND	ground(0V)
9	Q7	serial output from the last stage
10	DS	serial data input
11	D0	parallel data input (also referred to as Dn)
12	D1	parallel data input (also referred to as Dn)
13	D2	parallel data input (also referred to as Dn)
14	D3	parallel data input (also referred to as Dn)
15	$\overline{\text{CE}}$	clock enable input (active LOW)
16	V _{CC}	supply voltage

2.4 、 Function Table

Operating mode	Input					Qn register		Output	
	PL	CE	CP	DS	D0 to D7	Q0	Q1 to Q6	Q7	Q7
parallel load	L	X	X	X	L	L	L to L	L	H
	L	X	X	X	H	H	H to H	H	L
serial shift	H	L	↑	1	X	L	q0 to q5	q6	q6
	H	L	↑	h	X	H	q0 to q5	q6	q6
	H	↑	L	1	X	L	q0 to q5	q6	q6
	H	↑	L	h	X	H	q0 to q5	q6	q6
hold "do nothing"	H	H	X	X	X	q0	q1 to q6	q7	q7
	H	X	H	X	X	q0	q1 to q6	q7	q7

Note:H=HIGH voltage level;

h=HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L=LOW voltage level; ↑ =LOW-to-HIGH clock transition;

l=LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q=state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

X=don't care;

↑ =LOW-to-HIGH clock transition.

3、Electrical Parameter

3.1 、Absolute Maximum Ratings

(Voltages are referenced to GND(ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions		Min.	Max.	Unit
supply voltage	V_{CC}	-		-0.5	+7	V
input clamping current	I_{IK}	$V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$		-	± 20	mA
output clamping current	I_{OK}	$V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$		-	± 20	mA
output current	I_O	$-0.5V < V_O < V_{CC} + 0.5V$		-	± 25	mA
supply current	I_{CC}	-		-	50	mA
ground current	I_{GND}	-		-50	-	mA
total power dissipation	P_{tot}	-		-	500	mW
storage temperature	T_{stg}	-		-65	+150	°C
soldering temperature	T_L	10s	DIP	245		°C
			SOP	250		°C

Note:

[1] For DIP16 packages: above 70°C the value of P_{tot} derates linearly with 12mW/K.

[2] For SOP16 packages: above 70°C the value of P_{tot} derates linearly with 8mW/K.

[3] For (T)SSOP16 packages: above 60°C the value of P_{tot} derates linearly with 5.5mW/K.

3.2、Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
74HC165						
supply voltage	V_{CC}	-	2.0	5.0	6.0	V
input voltage	V_I	-	0	-	V_{CC}	V
output voltage	V_O	-	0	-	V_{CC}	V
input transition rise and fall rate	$\Delta t / \Delta V$	$V_{CC} = 2.0V$	-	-	625	ns/V
		$V_{CC} = 4.5V$	-	1.67	139	ns/V
		$V_{CC} = 6.0V$	-	-	83	ns/V
ambient temperature	T_{amb}	-	-40	-	+85	°C
74HCT165						
supply voltage	V_{CC}	-	4.5	5.0	5.5	V
input voltage	V_I	-	0	-	V_{CC}	V
output voltage	V_O	-	0	-	V_{CC}	V
input transition rise and fall rate	$\Delta t / \Delta V$	$V_{CC} = 2.0V$	-	-	-	ns/V
		$V_{CC} = 4.5V$	-	1.67	139	ns/V
		$V_{CC} = 6.0V$	-	-	-	ns/V
ambient temperature	T_{amb}	-	-40	-	+85	°C

3.3、Electrical Characteristics

3.3.1、DC Characteristics 1

($T_{amb}=25^{\circ}\text{C}$, voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
74HC165							
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0V$		1.5	1.2	-	V
		$V_{CC}=4.5V$		3.15	2.4	-	V
		$V_{CC}=6.0V$		4.2	3.2	-	V
LOW-level input voltage	V_{IL}	$V_{CC}=2.0V$		-	0.8	0.5	V
		$V_{CC}=4.5V$		-	2.1	1.35	V
		$V_{CC}=6.0V$		-	2.8	1.8	V
HIGH-level output voltage	V_{OH}	$V_I=V_{IH} \text{ or } V_{IL}$	$I_o=-20\mu A; V_{CC}=2.0V$	1.9	2.0	-	V
			$I_o=-20\mu A; V_{CC}=4.5V$	4.4	4.5	-	V
			$I_o=-20\mu A; V_{CC}=6.0V$	5.9	6.0	-	V
			$I_o=-4.0mA; V_{CC}=4.5V$	3.98	4.32	-	V
			$I_o=-5.2mA; V_{CC}=6.0V$	5.48	5.81	-	V
LOW-level output voltage	V_{OL}	$V_I=V_{IH} \text{ or } V_{IL}$	$I_o=20\mu A; V_{CC}=2.0V$	-	0	0.1	V
			$I_o=20\mu A; V_{CC}=4.5V$	-	0	0.1	V
			$I_o=20\mu A; V_{CC}=6.0V$	-	0	0.1	V
			$I_o=4.0mA; V_{CC}=4.5V$	-	0.15	0.26	V
			$I_o=5.2mA; V_{CC}=6.0V$	-	0.16	0.26	V
input leakage current	I_I	$V_I=V_{CC} \text{ or } GND; V_{CC}=6.0V$		-	-	± 0.1	μA
supply current	I_{CC}	$V_I=V_{CC} \text{ or } GND, I_o=0A, V_{CC}=6.0V$		-	-	8	μA
input capacitance	C_I	-		-	3.5	-	pF

3.3.2、DC Characteristics 2

($T_{amb}=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
74HC165							
HIGH-level input voltage	V _{IH}	V _{CC} =2.0V		1.5	-	-	V
		V _{CC} =4.5V		3.15	-	-	V
		V _{CC} =6.0V		4.2	-	-	V
LOW-level input voltage	V _{IL}	V _{CC} =2.0V		-	-	0.5	V
		V _{CC} =4.5V		-	-	1.35	V
		V _{CC} =6.0V		-	-	1.8	V
HIGH-level output voltage	V _{OH}	V _I =V _{IH} or V _{IL}	I _O =-20uA;V _{CC} =2.0V	1.9	-	-	V
			I _O =-20uA;V _{CC} =4.5V	4.4	-	-	V
			I _O =-20uA;V _{CC} =6.0V	5.9	-	-	V
			I _O =-4.0mA;V _{CC} =4.5V	3.84	-	-	V
			I _O =-5.2mA;V _{CC} =6.0V	5.34	-	-	V
LOW-level	V _{OL}	V _I =V _{IH} or V _{IL}	I _O =20uA;V _{CC} =2.0V	-	-	0.1	V
			I _O =20uA;V _{CC} =4.5V	-	-	0.1	V

output voltage			$I_o=20\mu A;V_{cc}=6.0V$	-	-	0.1	V
			$I_o=4.0mA;V_{cc}=4.5V$	-	-	0.33	V
			$I_o=5.2mA;V_{cc}=6.0V$	-	-	0.33	V
input leakage current	I_i	$V_i=V_{cc}$ or GND; $V_{cc}=6V$		-	-	± 1	μA
supply current	I_{cc}	$V_i=V_{cc}$ or GND, $I_o=0A$, $V_{cc}=6.0V$		-	-	80	μA
74HCT165							
HIGH-level input voltage	V_{IH}	$V_{cc}=4.5V$ to $5.5V$		2.0	-	-	V
LOW-level input voltage	V_{IL}	$V_{cc}=4.5V$ to $5.5V$		-	-	0.8	V
HIGH-level output voltage	V_{OH}	$V_i=V_{IH}$ or V_{IL} ; $V_{cc}=4.5V$	$I_o=-20\mu A$	4.4		-	V
			$I_o=-4.0mA$	3.84	-	-	V
LOW-level output voltage	V_{OL}	$V_i=V_{IH}$ or V_{IL}	$I_o=20\mu A;V_{cc}=4.5V$	-	-	0.1	V
			$I_o=5.2mA;V_{cc}=6.0V$	-	-	0.33	V
input leakage current	I_i	$V_i=V_{cc}$ or GND; $V_{cc}=6.0V$		-	-	± 1	μA
supply current	I_{cc}	$V_i=V_{cc}$ or GND; $I_o=0A$; $V_{cc}=6.0V$		-		80	μA
additional supply current	ΔI_{cc}	per input pin; $V_i=V_{cc}-2.1V$; other inputs at V_{cc} or GND; $V_{cc}=4.5V$ to $5.5V$	Dn and DS inputs	-	-	157.5	μA
			CP, $\overline{CE}$,and $\overline{PL}$ inputs	-	-	292.5	μA

3.3.3、AC Characteristics 1

($T_{amb}=25^{\circ}\text{C}$, $GND=0V$, $CL=50\text{pF}$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
74HC165							
propagation delay	t_{pd}	CP, $\overline{CE}$ to Q7, $\overline{Q}7$; see Figure 6	$V_{cc}=2.0V$	-	52	165	ns
			$V_{cc}=4.5V$	-	19	33	ns
			$V_{cc}=5.0V;CL=15pF$	-	16	-	ns
			$V_{cc}=6.0V$	-	15	28	ns
		$\overline{PL}$ to Q7, $\overline{Q}7$; see Figure 7	$V_{cc}=2.0V$	-	50	165	ns
			$V_{cc}=4.5V$	-	18	33	ns
			$V_{cc}=5.0V;CL=15pF$	-	15	-	ns
			$V_{cc}=6.0V$	-	14	28	ns
		D7 to Q7, $\overline{Q}7$; see Figure 8	$V_{cc}=2.0V$	-	36	120	ns
			$V_{cc}=4.5V$	-	13	24	ns
			$V_{cc}=5.0V;CL=15pF$	-	11	-	ns
			$V_{cc}=6.0V$	-	10	20	ns
transition time	t_t	Q7, $\overline{Q}7$ output; see Figure 6	$V_{cc}=2.0V$	-	19	75	ns
			$V_{cc}=4.5V$	-	7	15	ns
			$V_{cc}=6.0V$	-	6	13	ns
pulse width	t_w	CP input HIGH or LOW; see Figure 6	$V_{cc}=2.0V$	80	17	-	ns
			$V_{cc}=4.5V$	16	6	-	ns
			$V_{cc}=6.0V$	14	5	-	ns
		$\overline{PL}$ input LOW; see Figure 7	$V_{cc}=2.0V$	80	14	-	ns
			$V_{cc}=4.5V$	16	5	-	ns
			$V_{cc}=6.0V$	14	4	-	ns
recovery time	t_{rec}	$\overline{PL}$ to CP,CE; see Figure 7	$V_{cc}=2.0V$	100	22	-	ns
			$V_{cc}=4.5V$	20	8	-	ns
			$V_{cc}=6.0V$	17	6	-	ns
set-up time	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{cc}=2.0V$	80	11	-	ns
			$V_{cc}=4.5V$	16	4	-	ns
			$V_{cc}=6.0V$	14	3	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{cc}=2.0V$	80	17	-	ns
			$V_{cc}=4.5V$	16	6	-	ns
			$V_{cc}=6.0V$	14	5	-	ns
		Dn to $\overline{PL}$; see Figure 10	$V_{cc}=2.0V$	80	22	-	ns
			$V_{cc}=4.5V$	16	8	-	ns
			$V_{cc}=6.0V$	14	6	-	ns
hold time	t_h	DS to CP, $\overline{CE}$ and Dn to $\overline{PL}$; see Figure 9	$V_{cc}=2.0V$	5	2	-	ns
			$V_{cc}=4.5V$	5	2	-	ns
			$V_{cc}=6.0V$	5	2	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{cc}=2.0V$	5	-17	-	ns
			$V_{cc}=4.5V$	5	-6	-	ns
			$V_{cc}=6.0V$	5	-5	-	ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{cc}=2.0V$	6	17	-	MHz
			$V_{cc}=4.5V$	30	51	-	MHz

			$V_{CC}=5.0V; C_L=15pF$	-	56	-	MHz
			$V_{CC}=6.0V$	35	61	-	MHz
power dissipation capacitance	C_{PD}	per package; $V=GND$ to V_{CC}		-	35	-	pF

Note:

[1] t_{PD} is the same as t_{PLH} and t_{PHL} .

[2] t_i is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

$P_D = (C_{PD} \times V_{CC}^2 \times f \times N) + \sum (C_L \times V_{CC}^2 \times f)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

3.3.4 、AC Characteristics 2

($T_{amb} = -40^\circ C$ to $+85^\circ C$, $GND=0V$, $C_L=50pF$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
74HC165						
propagation delay	t_{pd}	CP, $\overline{CE}$ to Q7, $\overline{Q}7$; see Figure 6	$V_{CC}=2.0V$	-	205	ns
			$V_{CC}=4.5V$	-	41	ns
			$V_{CC}=6.0V$	-	35	ns
		$\overline{PL}$ to Q7, $\overline{Q}7$; see Figure 7	$V_{CC}=2.0V$	-	205	ns
			$V_{CC}=4.5V$	-	41	ns
			$V_{CC}=6.0V$	-	35	ns
		D7 to Q7, $\overline{Q}7$; see Figure 8	$V_{CC}=2.0V$	-	150	ns
			$V_{CC}=4.5V$	-	30	ns
			$V_{CC}=6.0V$	-	26	ns
transition time	t_t	Q7, $\overline{Q}7$ output; see Figure 6	$V_{CC}=2.0V$	-	95	ns
			$V_{CC}=4.5V$	-	19	ns
			$V_{CC}=6.0V$	-	16	ns
pulse width	t_w	CP input HIGH or LOW; see Figure 6	$V_{CC}=2.0V$	100	-	ns
			$V_{CC}=4.5V$	20	-	ns
			$V_{CC}=6.0V$	17	-	ns
		$\overline{PL}$ input LOW; see Figure 7	$V_{CC}=2.0V$	100	-	ns
			$V_{CC}=4.5V$	20	-	ns
			$V_{CC}=6.0V$	17	-	ns
recovery time	t_{rec}	$\overline{PL}$ to CP, $\overline{CE}$; see Figure 7	$V_{CC}=2.0V$	125	-	ns
			$V_{CC}=4.5V$	25	-	ns
			$V_{CC}=6.0V$	21	-	ns
	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{CC}=2.0V$	100	-	ns
			$V_{CC}=4.5V$	20	-	ns

set-up time		$\overline{\text{CE}}$ to CP and CP to $\overline{\text{CE}}$; see Figure 9	$V_{CC}=6.0V$	17	-	-	ns
			$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
		Dn to $\overline{\text{PL}}$; see Figure 10	$V_{CC}=6.0V$	17	-	-	ns
			$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
hold time	t_h	DS to CP, $\overline{\text{CE}}$ and Dn to $\overline{\text{PL}}$; see Figure 9	$V_{CC}=2.0V$	S	-	-	ns
			$V_{CC}=4.5V$	5	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns
		$\overline{\text{CE}}$ to CP and CP to $\overline{\text{CE}}$; see Figure 9	$V_{CC}=2.0V$	S	-	-	ns
			$V_{CC}=4.5V$	S	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=2.0V$	5	-	-	MHz
			$V_{CC}=4.5V$	24	-	-	MHz
			$V_{CC}=6.0V$	28	-	-	MHz

Note:

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

$P_D = (C_{PD} \times V_{CC}^2 \times f_i \times N) + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

4 、 Testing Circuit

4.1 、 AC Testing Circuit




Figure5.Test circuit for measuring switching times

Definitions for test circuit:

C_L =load capacitance including jig and probe capacitance.

R_T =termination resistance should be equal to the output impedance Z_o of the pulse generator.

R_L =Load resistance.

$S1$ =Test selection switch.

4.2 、 AC Testing Waveforms




Figure 6.The clock(CP)or clock enable($\overline{CE}$)to output(Q7 or $\overline{Q}7$)propagation delays,the clock pulsewidth,the maximum clock frequency and the output transition times




Figure 7. The parallel load ($\overline{PL}$) pulse width, the parallel load to output (Q7 or $\overline{Q7}$) propagation delays, the parallel load to clock (CP) and clock enable (CE) recovery time





Figure 8. The data input (D7) to output (Q7 or $\overline{Q7}$) propagation delays when PL is LOW



(1) CE may change only from HIGH-to-LOW while CP is LOW.

Figure 9. The set-up and hold times from the serial data input (DS) to the clock (CP) and clock enable ($\overline{CE}$) inputs, from the clock enable input ($\overline{CE}$) to the clock input (CP) and from the clock input (CP) to the clock enable input ($\overline{CE}$)




Figure 10. The set-up and hold times from the data inputs (Dn) to the parallel load input ($\overline{PL}$)

4.3、 Measurement Points

Type	Input		Output
	V_I	V_M	V_M
74HC165	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$


4.4、 Test Data

Type	Input		Load		S1 position
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}
74HC165	V_{CC}	6.0ns	15pF, 50pF	1k Ω	open

Outline Dimensions

SOP-16


Unit:mm



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	9.800	10.200	0.386	0.402
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

DIP-16:


Unit:mm



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
B	0.380	0.570	0.015	0.022
B1	1.524(BSC)		0.060(BSC)	
C	0.204	0.360	0.008	0.014
D	18.800	19.200	0.740	0.756
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540(BSC)		0.100(BSC)	
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354

TSSOP-16:

Unit:mm



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	—	1.05
b	0.19	—	0.30
c	0.09	—	0.20
D	4.86	5.00	5.10
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	—	0.75
H	0.25TYP		

Important Notice:

- Green Micro chip reserves the right to change products and documents without notice. Customers should obtain and verify the completeness of the latest technical information before placing orders. Meanwhile, Green Micro chip shall not assume any responsibility or obligation for non-officially revised documents.
- Any parameters in the entire product specification are for reference only, and actual application testing shall prevail. When customers use the products for system design, they must comply with safety regulations and independently assume the following responsibilities: selecting suitable Green Micro chip products according to application requirements; completing design verification and full-link testing of the application; and ensuring that the application complies with safety regulations or other requirements of the target market. Customers shall bear all personal or property losses caused by design defects or illegal operations, which shall have no relation to Green Micro chip.
- Green Micro chip products are prohibited from being used in scenarios such as life support, military equipment, and key aerospace applications. All accidents and legal liabilities arising from out-of-scope use shall be borne by the user, and Green Micro chip shall not be held responsible.
- All technical resources of Green Micro chip (including data sheets and reference designs) are provided "as is", without guarantee of no defects or universality, and without any express or implied warranties. The documents are only authorized for product development and research described in this document. Unauthorized use of intellectual property, public reproduction, and reverse engineering are strictly prohibited. All claims and losses caused by illegal use shall be borne by the user, and Green Micro chip shall not be liable.